

CS 352: Computer Systems Architecture

Lecture 1: What is Computer Architecture?

January 20, 2004

William R. Mark
Computer Sciences Department
University of Texas at Austin
billmark@cs.utexas.edu

Goals

- Understand the “how” and “why” of computer system organization
 - Instruction Set Architecture
 - System Organization (processor, memory, I/O)
 - Microarchitecture – not visible to programmer
- Learn methods of measuring and improving performance
 - Metrics
 - Benchmarks
 - Performance methods
 - Pipelining, ILP, prediction
- Learn to think and program concurrently

Logistics

Lectures T/Th 12:30-2:00pm, GEO 2.102

Instructor Prof. William R. Mark

TA Harsha Narayan

Grading	Final Exam	1	35%
	Midterm Exam	1	25%
	Homework	~7	20%
	Project	1	20%

Text Hennessy & Patterson, *Computer Organization and Design* (Second Edition)

CS352 Online

URL: www.cs.utexas.edu/users/billmark/courses/cs352-spring04

email list: **`cs352-mark@lists.cc.utexas.edu`**
subscribe via listserver (mandatory – see web page for details)

Computer Architecture Seminar Series:
www.cs.utexas.edu/users/cart/arch

Some reasons you might care

First, the obvious possibilities...

- You become a CPU architect
 - Unlikely for most of you!
- You design other computer hardware
 - The basic concepts and techniques are the same
- You design compilers, OS's, Java runtimes, etc.
 - These interact with computer hardware

Less obvious (but more likely) reasons

- You write software
 - And care if it runs fast
 - And care if it is secure
- You design any kind of complex system
 - Design tradeoffs
 - System interfaces
 - Quantitative analysis of performance, cost, etc.
- You want to purchase a fast computer
 - And want to be an informed consumer
- You are curious about how computers work
 - Perhaps the best reason

Specification

compute the fibonacci sequence


Program

```
for(i=2; i<100; i++) {  
    a[i] = a[i-1]+a[i-2];  
}
```


ISA (Instruction Set Architecture)

```
load r1, a[i];  
add  r2, r2, r1;
```


microArchitecture



Logic



Transistors




Physics/Chemistry

$$I = C \, dV/dt$$

CS352 Topics

- Underlying technology trends
- Instruction set architectures
- Microarchitecture
 - Pipelining
 - Instruction level parallelism
- Cache memory systems
- Virtual memory
- I/O
- Multiprocessors and parallelism
- Security
- Computer system implementation

What is Computer Architecture?




Design goals for an architecture

- High performance
 - Computation
 - Storage capacity
 - Communication speed
- Low cost
 - To manufacture, AND to design.
- Easy to program
- Compatibility and Longevity
 - Run existing programs – fast today, faster tomorrow.
- Security and Reliability
- Low power consumption
 - For laptops, cell phones, etc.
 - Even for desktop CPUs!

Technology Constraints

- Yearly improvement
 - Semiconductor technology
 - 60% more devices per chip
(doubles every 18 months)
 - 15% faster devices
(doubles every 5 years)
 - Slower wires
 - Magnetic Disks
 - 60% increase in density
 - Circuit boards
 - 5% increase in wire density
 - Cables
 - no change




100x more devices since 1989
8x faster devices

Changing Technology leads to Changing Architecture


- 1970s
 - multi-chip CPUs
 - semiconductor memory very expensive
 - microcoded control
 - complex instruction sets (good code density)
- 1980s
 - single-chip CPUs, on-chip RAM feasible
 - simple, hard-wired control
 - simple instruction sets
 - small on-chip caches
- 1990s
 - lots of transistors
 - complex control to exploit instruction-level parallelism
- 2000s
 - even more transistors
 - slow wires
 - ????

Intel 4004 - 1971



- The first microprocessor
- 2,300 transistors
- 108 KHz
- 10 μ m process




Intel Pentium IV - 2001



- “State of the art”
 - Three years ago!
- 42 million transistors
- 2GHz
- 0.13 μ m process
- Could fit ~15,000 4004s on this chip!

Application Constraints

- Applications drive machine 'balance'
 - Numerical simulations
 - floating-point performance
 - main memory bandwidth
 - Transaction processing
 - I/Os per second
 - integer CPU performance
 - Decision support
 - I/O bandwidth
 - Embedded control
 - I/O timing, power
 - Media processing
 - low-precision 'pixel' arithmetic






Interface Design

- A good *interface*
 - lasts through several generations of *implementations*
 - IBM 360 and x86 ISAs, DOS APIs
 - is simple - 'economy of mechanism'
- *Interfaces* are visible, *Implementations* generally aren't
- 3 Types of Interfaces
 - Between Layers
 - API, ISA
 - Between Modules
 - Network protocol (Ethernet), I/O channel or bus (SCSI or PCI)
 - Standard Representations
 - ASCII, IEEE floating-point

Instruction-Set Architecture


Hardware/Software Interface

- Software impact
 - support OS functions
 - restartable instructions
 - memory relocation and protection
 - a good compiler target
 - simple
 - orthogonal
 - dense
- Hardware impact
 - admits efficient implementation
 - across generations
 - admits parallel implementation
 - no 'serial' bottlenecks
- Abstraction without interpretation




System-Level Organization

- Design at the level of processors, memories, and interconnect.
- More important to application performance than CPU design
- Feeds and speeds
 - constrained by IC pin count, module pin count, and signaling rates
- System balance
 - for a particular application
- Driven by
 - performance/cost goals
 - available components (cost/perf)
 - technology constraints




Microarchitecture

- Register-transfer-level (RTL) design
- Implement instruction set
- Exploit capabilities of technology
 - locality and concurrency
- Iterative process
 - generate proposed architecture
 - estimate cost
 - measure performance
- Current emphasis is on overcoming sequential nature of programs
 - deep pipelining
 - multiple issue
 - dynamic scheduling
 - branch prediction/speculation




The Architecture Process



Performance Measurement and Evaluation

Many Dimensions to Performance

- CPU execution time
 - by instruction or sequence
 - floating point
 - integer
 - branch performance
- Cache bandwidth
- Main memory bandwidth
- I/O performance
 - bandwidth
 - seeks
 - pixels or polygons per second
- Relative importance depends on applications






Evaluation Tools

- Benchmarks, traces, & mixes
 - macrobenchmarks & suites
 - application execution time
 - microbenchmarks
 - measure one aspect of performance
 - traces
 - replay recorded accesses
 - cache, branch, register
- Simulation at many levels
 - ISA, cycle accurate, RTL, gate, circuit
 - trade fidelity for simulation rate
- Area and delay estimation
- Analysis
 - e.g., queuing theory

MOVE	39%
BR	20%
LOAD	20%
STORE	10%
ALU	11%

LD 5EA3
ST 31FF
....
LD 1EA2
....



Don't forget the simple view

All a computer does is

- Store and move data
- Communicate with the external world
- Do these two things conditionally
- According to a recipe specified by a programmer

It's complex because

- We want it to be fast
- We want it to be reliable and secure
- We want it to be simple to use
- It must obey the laws of physics

Next Time

- Evaluation of Systems
 - Performance
 - Amdahl's Law, CPI
 - Cost
- Computer system elements
 - Transistors and wires
- Reading assignment
 - P&H Chapter 1